From fe88231028cc137b9e97ae1024ce8781244f3103 Mon Sep 17 00:00:00 2001
From: Andreas Regel <andreas.regel@newayselectronics.com>
Date: Wed, 3 Jan 2018 07:34:06 +0100
Subject: Change german translation of trClassDocumentation() for VHDL output.

---
 src/translator_de.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/translator_de.h b/src/translator_de.h
index 83a89c0..5103ace 100644
--- a/src/translator_de.h
+++ b/src/translator_de.h
@@ -471,7 +471,7 @@ class TranslatorGerman : public Translator
       }
       else if (Config_getBool(OPTIMIZE_OUTPUT_VHDL))
       {
-          return "Designeinheiten-Dokumentation";
+          return "Entwurfseinheiten-Dokumentation";
       }
       else
       {
-- 
cgit v0.12