diff options
| author | Stefan Radomski <github@mintwerk.de> | 2016-11-23 10:44:05 (GMT) |
|---|---|---|
| committer | Stefan Radomski <github@mintwerk.de> | 2016-11-23 10:44:05 (GMT) |
| commit | b1815f69e64d025f02f42f88f15241b323205901 (patch) | |
| tree | bde91a2214af18c0712024c19e81de757dc56a6d | |
| parent | 039c463b89e1351ab97f2f200b8abfc05eb17898 (diff) | |
| parent | d74eedbb34c2badf079e3d75687e8737d19f47d5 (diff) | |
| download | uscxml-b1815f69e64d025f02f42f88f15241b323205901.zip uscxml-b1815f69e64d025f02f42f88f15241b323205901.tar.gz uscxml-b1815f69e64d025f02f42f88f15241b323205901.tar.bz2 | |
Merge branch 'master' of github.com:tklab-tud/uscxml
| -rw-r--r-- | src/uscxml/transform/ChartToVHDL.cpp | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/uscxml/transform/ChartToVHDL.cpp b/src/uscxml/transform/ChartToVHDL.cpp index 071d863..9228a2d 100644 --- a/src/uscxml/transform/ChartToVHDL.cpp +++ b/src/uscxml/transform/ChartToVHDL.cpp @@ -421,6 +421,7 @@ void ChartToVHDL::writeTestbench(std::ostream &stream) { } } + // test observation and exit condition stream << " -- Test observation" << std::endl; stream << " process (clk)" << std::endl; stream << " variable count_clk : integer := 0;" << std::endl; @@ -433,7 +434,7 @@ void ChartToVHDL::writeTestbench(std::ostream &stream) { stream << "_sig = '1') report \"Complted with errors\" severity error;" << std::endl; } stream << " -- stop simulation" << std::endl; - stream << " finish(1);" << std::endl; + stream << " finish(0);" << std::endl; // use 0 for ctest // -- For both STOP and FINISH the STATUS values are those used // -- in the Verilog $finish task // -- 0 prints nothing |